



.

Fig. 1 (priorart)

ESCON FRONT END (prior art)








Fig. 4b

0	7	8		15
0	Data A	dr	C	SLT
1	Dat	len		
2	FStatus	S	CRC	
3	Dest Link Addr	0000	Dest Lo	xg Actr
4	Src Unk Addr	0000	Src Lo	g Adr
5	Unk Control		IFI	
6	Device Adr 0	Dev	ce Adr 1	
7	OHF		×	
_		Device I	rame	
Head	der Structure.			

Fig.4c

0	7	8	15	
0	Data A	dı.	DSLT	
1	Da	la len		
2	FStatus		×	
3	Dest Link Addr	0000	Dest Log Act	
4	Src Unik Addr	0000	Src Log Adr	
5	Unk Control		×	
Link Frame Header				
Stru	cture.			

Fig-4d

# THE THE TEMPER

Mnemonic	Size	
Data Adr	16b	FrameStore Location of data (DIB) portion of frame. If Data Addr=0x0000, DIB is
DSLT	35	DSLT is actually the 3 low-order bits of Data Addr. If DSLT=0x0, the DIB is in G-FIFO. If DSLT=0x1 thru 0x7, the DIB is in the corresponding FrameStore slot.
Data Len	11b	Length of data (DIB) portion of frame. Does not include frame header or Escon CRC.
FSraws	85	ERROR Ful 0 EOF SOF
		ERROR:
		0000 = No Error 0001 = CRC Error
		0010 = Control character received in frame
		0011 = Invalid character received in frame
		0100 = Maximum size of frame exceeded
		0101 = Frame reception ended by 2 IOLE characters
		0111 = Frame reception ended by Invalid EOF delimiter
		The following errors cause Frame Reception to stop
		1000 = Frame reception ended by LOS detection
		1001 = Frame reception ended by Sequence detection
		1010 = Frame reception ended by SOF delimiter
		1100 = Frame reception ended by G-FIFO overtlow
		Full: 1=This frame caused the FrameStore header section to become Full.
		EOF: 0=PEOF detected; 1=DEOF detected
		SOF: 0=PSOF detected; 1=CSOF detected
SCRC	<b>8</b> p	CRC covering DIB of received frame. Only valid for Device-frames independent of
		Whether the Did goes to transcore of the Co.

### TABLE II

8100 0320 [WO]: ESCON Receiver Control Register

ĺ	ě	0 🕏
	G 35.7 35.0 PM 35.7 BM	۰ ،
-	ŏ	
28	ž	0 \$
7	<u> </u>	
	2	c }
i	Ş	o ≱
Ì	Ş	ò.≱
4	Æ.	o >
``	8	
i	5	300.00
	ğ	o.3:
:	Š	3
20.	Š	33
``	Ş	· 3
	5	3 (23)
	Ş	<b>⊙</b>
	Ş	÷ .
	õ	22
~	8	
ľ	By.	35
- 1	3.0	0 A
ŀ	Ç.	2 2
Ì	ķ	4:45
2	ž	<b>6</b> ≯
	35.0	3.0
	č	6 ×
.1216_	u	0 ≱
	CIAC 1850 131 CIER 1850 1850 1850 Eng (ng	0 }
۳	ē	2827
1	٤	5,3
	8	6 ₹
	۶	0.3
!	2	0 3
7	Ü	
1	Ĕ	0 3
	8	A . A . A
	ş	o 3
1	ű	<u> </u>
ď.	ő	° }

	2010	said in the same and said and said	
CNC	11	1=Clear Machine Check conditions	
FSt	=	1=Enable Frame Reception (Clear STOPPED	-
		interrupt and conditions)	
CBER	<del>2</del>	1=Clear BER Condition	
EnG	16	1=Enable loading G bit	
<u>ග</u>	1b	1=Put next incoming frame into G-FIFO	
		0=Put next incoming frame into FrameStore	
. EnBx	<del>1</del>	1=Enable loading BINDX	
BINDN	56	Boundary Index (written only when EnBx=1)	
÷			

## EDETETEDE TABLE III

8100 0320 [RO]: ESCON Receiver Status Register

GF FOUR GOAT ABM FILL G EST FRAM SEG SEG SEG 103 FSTO FSTO WHIDTON WHIDTON FSTO WHITTON FSTO WHI
3
CVRRID, WHIDTONION RIND BRIDGE
CVERTOX MANDON SENDO SEN
CHARD AND CHARD BAD OF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CANADOVANDOX REVO
CWA-DO-WH-DOWN-DX
CMP4D; MP4D;
O E
15.
ء م اع
\$ 0 E
2 2
8 20%
6 55
8 3
2 0 0
9 8 0 4
¥ ° 5
8 0 0
2 ° °
<u>√</u> 2 0 €
£ 0 =
\$ 0 €
0 0 0
1 2 0 0
₹ 0 €
F GOVF ABN
800
500
£ 0 =
1 -
E . ~
E 0 c
014 S.O. fin STP 0 0 0 0 8 R R R

### TABLE IV

8100 0324 [RW]: ESCON Receiver Mask-Miscellaneous Register

Mnemonic	Size	Size Description	Notes
StpEn	16	1=Enable Stop Interrupt	
LoSEn	16	1=Enable LOS Interrupt	
RsqEn	q!	1=Enable Rsq interrupt	
IdlÉn	16	1=Enable Idle interrupt	
VSqEn	tb	1=Enable VSQ interrupt	
FrmEn	16	1=Enable Frame interrupt	
HLB	1b	Enable Hotlink Loopback:	
		1=Receive data from Hotlink Transmitter	
		0=Receive data from Optical Link	
EnDisp	16	1=Enable G-FIFO disparity generator	
Busy	115	1=Software is busy. Instruct hardware to return	
		Link-Busy for connection frames.	
RER	16	1=Bit-error Violation detected.	Software must write
			'1' to clear this bit.
MaiR	46	Major Revision of RCVR LCA	Read-Only
MinR	46	Minor Revision of RCVR LCA	Read-Only

### TABLE V

	1 8	o≵
	1 5	-
	%	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	. ≥	
	6	l _ ₃
	8	_ E
	۾ "[	-
2	9 2	0 E
•	2	
	Į	o ₹
	=	
	1 5	o ≹
	×	
	5	o≥
	×	
_	1 6	
ò	€ 8	1 E
_	ŏ	
	1 \$	° ≯
	6	94796
	₹	0.0
	1.5	2010.00
	1 8	0.2
	<u>-</u> .	200
_	հ չ	6.25
~	1350 M30 M30 M30 M30 M30 M30 M30 M30 M30 M3	in the
	1 8	125 Cod
	5	in term
ಚ	8	40 1
. <u>s</u>	2	- T-
90	اه ا	20727
့မ	€	0.43
$\simeq$	ام ا	2000
υÝ	3 5	B =
. D		April Co.
S	\$	0 2
ည		3.74 L
50	∑	200
ĕ	E	47.25
	9	23.5
$\Box$	2	13-77
۵) .	ا ف	Treation
_ ≥ <u>c</u>	اغ	0.4
. 2 _	-	64 A 94 20 2 KB
ŭ	[ ≩	0,00
e)	-	****
$\mathbb{R}$	2	0 =
-	#	106072000
4	9	STATE OF
$\circ$	5	76.54
$\tilde{\circ}$	ę	<b>4450</b>
$\sim$	اع ز	3.53
771	0	de seguence
11	6	9 =
••	]	
=		0 =
<u> </u>	~	444
PG .	ا ۾ ا	827
	, E	44.6
	8	24
∞ 4	- 6	are working
N	ξ	200
m	اع ا	25.5
0	ا ۾ ا	1202
_	ĝ	0 =
_	ا آ	18,10000
$\simeq$	ξ	0 4
	ا ۾ ا	27.94641
Ξ	2	o a
8100 0328 [RW]: ESCON Receive Diagnostic Register	_=	المنتيث

Mnemonic	Size	Size Description Notes	
WrBOF BOFD	1b 8b	1=Execute write operation to incoming G-FIFO Write-Only Data byte to be written to incoming G-FIFO. Initializes to 00h when RCVR is reset.	




Fig 5 b




Fig 5d

0	Dest L	ink Addr	
1	0000	Dest Log Adr	
2	Src U	nk Addr	
3	0000	Src Log Actr	
4	Link (	Control	
5		IFI	
ó	Devic	e Adr 0	
7	Devic	se Adr 1	
8	(	CHF .	
	!	008 or -FIFO)	
	:		
i	evice Fra eader St		

_	
1	0 7
0	Dest Unik Acids
1	0000 Dest Log Adri
2	Src Unix Addr
3	0000 Src Log Actr
4	Unix Control
	DIB (Here or FIFO)
	(1.0.00
Li	nk Frame Header
	ructure.

Fig. Sc

### TABLE VI

8100 0340 [RW]: ESCON Transmitter Frame Register

	न		_
	Ŧ		٤
	Fiter	٥	ž
	Fiten	•	ž
28	Filen	0	ž
	Filen		ŝ
	ren.	0	ž
	den		ž
4	, ug		2
2	L L	۰	<u> </u>
	£		נאי נאי מא נאי נאי נאי מא נאי נאי נאי נאי
	£	•	-
•	5	35	E
20	Ş	O	5
	3	107	
	GVS	(0)	ž.
כ	Ş	.0	à.
ç	. 8	170	Ħ
_	8	¥ .	
	5	200	-
	32	9.6	£
	Sy.	0.	£
12	usvo	0.2	3
	rsvo	0.	Ž
	SVO.	. D.	3
	g.	<b>80</b>	Ł
	8	16	3
σ:	Š	ő	\$
	ءِ ا		ž.
	3	l.	3
•	1.9 G HOC HOC DEEM DEEM FIRM FRO 1850 1850 1850 1850 1850 1850 1850 1850	؞ٙٳ	u }
٧	ğ X	۱	-
	¥	ľ	ווא מא מא נ
	ş	ľ	Ě
	٥	۱°	ş
80		Ŀ	*

Mnemonic	Size	Size Description	Notes
TxSt	116	1=Start frame transmission	Write-Only
G	1b	Location of Frame DIB:	Link frames should
		0=DIB in Frame Store	have bit clear; Device
			frames can have either
			clear/set
HLOC	21,	Location of Frame Header	
DELIM	2b	Frame Delimiters:	
		00=PSOF, PEOF	
		01=CSOF, PEOF	
		10=PSOF, DEOF	
		11=Not Defined	
EnP	1b	1=Enable Pacing (pacing bytes are appended to	
		end of this frame)	
FrLen	11b	Frame Length (Header + DIB)	

### TABLE VII

8100 0344 [WO]: ESCON Transmitter Control Register

	8	o ≯
	8	ő ≱
	20	: •:≱:
~	Š	
2	8	3.55 3.55
	6	2.00kg
	5	3 2 5 3 2 5
	5	0.5
24	Ş.	<b>9</b>
	PS7	0.3
	BAC	<b>0 X</b>
	PSVD	8.≱
20	g.	<b>6</b> X
	GV5	é.
0	GVO.	A (O)
	nsv0	٥,
9	SVD.	<b>a</b> ≥
	es.	0.≩
	svo n	0.3
	200	0 \$
2	SvO R	5 3
	3.0	6.5
	δ. R	2000
	S S	2480 2480
	6	2005 1005
œ	ě.	<b>9.</b>
60	ğ	o;} **3
	D E	∘ ≱
•	CC	o ≱
4	- E	o ≯
	5	o ≱
	Ü	0 3
	8	o ≱
C	CAU MYO CIE 1866 ITEM CCIEC FOY IMPO MYO MYO MYO MYO MYO MYO MYO MYO MYO MY	0 3
Ī		

Mnemonic	Size	Size Description Notes	Í
CMC	1b	1=Clear Machine Check conditions	
CFE	1b	1=Clear Frame-Error interrupt and conditions	
FSEn	16	1=Enable Frame-Sent interrupt	
FEEn	9	1=Enable Frame-Error interrupt	
CCRC	<u>-</u> 91	1=Clear the Xmit G-FIFO Symmetrix CRC	
FXP	1b	1=Flush the entire Xmit pipeline	

### TABLE VIII

8100 0344 [RO]: ESCON Transmitter Status Register

otto com the fire wind of the wind of the wind wind wind wind wind wind wind wind
CMT OVE CRE 1711 W THO NOT NOT OF CRE 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CMT ONF CAF 178 W THO NOT OF CAF 10 20 20 20 20 20 20 20 20 20 20 20 20 20
GMT OVE GREATER IN THE TOTAL OF THE
GMT OVE GREEN FOR THE WEND OF THE WAR WAR WAR WAR ARE REALLY BY
GMT OVE GRE 1711 W THO NOT NOT GRE BAY 1870 DECIGEOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOC
GMT OVE GREAT FOR THE WAY WAY WAY THE WAY
GMT OVE GREATER WITH THE WITH THE BY THE OF THE WAY PURCHAGE CONCECUTE CONCE
GM OVE GRE IN W TO NO NO O TO O TO O O O O O O O O O O
GM OVE GREATE WITH THE TOTAL STREET TO THE TANK THE WITH THE TOTAL STREET TO THE TOTAL STREET TO THE TANK THE T
GM ON GR 171 W TO DY OF GE BY BY PORCEOCCOCCOCCOCCOCCOCCOCCOCCOCCOCCOCCOCCOC
GM ON GR I'M W TO NY NY GE BY BYD PORCOCCOCCOCCOCC
GM OVE GRE INT W TO DE GRE BY THE WAY DECREOCHECK CONCORDER  O O O O O O O O O O O O O O O O O O O
GM OVE CHE IN THE TOTAL OF CHE OF THE
GMT ONE CHE INTERNATIONAL STATES AND TOTAL STATES AND TOTAL CONTROL OF THE BANK OF THE BAN
GM OVE GRE I'M WITH THE STATE OF LINE THE WAY DECREOSES OF STATE OF LINE THE WAY DECREOSES OF STATE OF LINE THE WAY OF STATE OF S
CM OVE CRE IN THE NO TOTAL OF CREATER THE WAY TO
GAT OVE CHE ITE WE TO TO TO THE USY NOT OF BY
GAT ONE CHE FIFTH THE TOTAL OF THE BATT OF
CM OVE CRE THE WEND NOT CRE TO CO O O O O O O O O O O O O O O O O O
CM OVE CHE ITE WE TO DE DE CHE OVE CHE ITE WE TO DE DE CHE OVE CHE ITE WE TO DE DE CHE OVE CHE ITE WE TO DE CHE OVE CH
GM ON CH THE W TO NO X
E C C E E E E E E E E E E E E E E E E E
CAT OVE CR TO WE WAY
E C C C C C C C C C C C C C C C C C C C
SA ON
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
Grd 04
۲ <u>.</u> ه
1 I
<b>.</b>
<u>§</u> 0 =
ء ا ا

Mnemonic	Sizc	Size Description	Notes
DPE	119	1=CPU Data Parity Error on Write (Cleared when XmtCd/CMC is asserted)	NGLY
FS	16	Frame-Sent status	GOOD
FE	16	Frame-Error status	BAD
FSEn	tb	1=Frame-Sent interrupt enabled	
FEEn	115	1=Frame-Error interrupt enabled	
GMT	16	1=Xmit G-FIFO Empty (while sending frame)	BAD
OVF	16	1=Frame Overflow (Frame > 1035 bytes)	BAD
GPE	116	1=Xmit G-FIFO Parity Error	BAD
FPE	16	1=Xmit FrameStore Parity Error	BAD
ΜI	116	1=Illegal Write	ВЛД
IRQ	16	1=Illegal Request	BAD
XPF	16	1=Xmit Pipe Full	
XPE	16	1=Xmit Pipe Empty	
GE	116	1=Xmit G-FIFO Empty	live status/empty flag
BSY	116	1=Xmit Framestore Busy Error	BAD
GCRC	<b>8</b>	Xınit G-FIFO Symmetrix CRC	
MajR	46	Major Revision of XMIT LCA	
NinR	46	Minor Revision of XMIT LCA	

### TABLE IX


8100 0348 [RW]: ESCON Transmitter Pacing-Loop-Sequence Register

Mnemonic	Size	Size Description	Notes
SEQ	4b	Sequence Identifier 1111: Offline	
		1001: Not Operational	
		1011: UD	
		1101: UDR	
		xxx0: Idle	
		0xx1: Reserved	
SDO	-91 -91	1=Enable Pseudo Frame condition	
TXEN	11	0=Enable Fiber-Optic Transmitter	Active-Low
EnDisp	16	1=Enable Xmit G-FIFO disparity checker	
Pace	8P	Pacing Count - 1's complement	
BIST	16	0=Enable Hotlink Built-In Self-Test (diagnostic)	not yet implemented
SVS	16	1=Send Violation Sequence (diagnostic)	not yet implemented
BLC	86	BIST Loop Counter (diagnostic)	not yet implemented

### TABLE X

8100 034C [RO]: ESCON Transmitter Bottom-Of-FIFO Register

Read-Only Notes Data byte read from outgoing G-FIFO Size Description 8b Mnemonic BOFD



81	00	0	31	0	[RV	<b>V</b> ]:	: A	ssei	mb	ler,	$D_1$	sas	ser	nbl	er (	Cor	nm	and	1 K	egn	ster									
0				1	_	_		8				12				_مر				20_				24_			28_			$\neg$
Foxit	Oils	EnOS	PWCRC	F#	RSVD		PAD	Acre0	Acre 1	Acre2	Acre 3	Acre4	Acics	S Acreé	Acre 7	хCO	XC1	XC2	хсз	XC4	XC5	xcs	XC7	XC8	XC9	XC10 XC11	XC12	XC13 X	C14 XC1	5
	_	_		-		_			_							_		•	•		•		. ດໍ	٠.		O O	0	0	0 0	

Mnemonic	Size	Description	Notes
EnXfr DIR	1b 1b	1=Enable Transfer 1=Write (Line to DPR) 0=Read (DPR to Line)	
EnDSP wCRC FF PAD Acrc0-Acrc7 XC0-XC15	1b 1b 1b 1b 8b 16b	1=Enable disparity generator 1=Enable appending CRC to end of data 1=Flush FIFO 1=Enable 0 padding through ADT pipe Accumulated CRC for current transfer Number of bytes to transfer	Readback gives # of bytes remaining to transfer

### TABLE XII

8100 0314 [RW]: Assembler/Disassembler Status Register

0	)				4				8				12				16_				20_				24				<u> 28_</u>			
	СС	Idle	REQ	CRCn	Parne	TXFF	RSVD	PAD	ХРЕп	PO€⊓	PAErr	PRET	ษร√ס	83VD	RSVD R	35√0	Maß	MqR	MqR	Mar	MaiR	Mar	MaR	MqR	MINR	мыя	MinR	MINR	MinR	MinsR	MinR	MINR
-	0	1	0	0	۰	٥	SOL	207	٥	0	0	٥	70	ío"	30 j	0.3	٥	0	٥	٥	0	0	1	0	0	. 0	0	. 0	0	0	0	0
:	RW	R	R	R	R	R		RW	₽₩	RW	₽₩	₽₩	a R.S	₹R.	τ8.		R	R	R	R	R	R	R	. R	R	R	R	R	R	R	R	R

Mnemonic	Size	Description	Notes
CC	1b	1=Machine is Idle	LI /IV/ diagnostic use
REQ	1b	1=ADT Request Outstanding to Middle Machine	<i>H/W diagnostic use</i> BAD
PFErr	1b	1=Parity Error in SCSI transfer	
Pderr	1b	1=Processor Data Bus Parity Error detected	BAD BAD
Paerr	1b	1=Processor Address Bus Parity Error detected	DAD
CRCErr	1b	1=CRC not zero	
Acrc0-Acrc7	8b	Accumulated CRC for current transfer	i
CC0-CC15	16b	Current transfer count	





Fig-7

. n <del>-</del>

. . . . . . . . . . . .







Fig.9



F1g-10

### TABLE XIII

8100 0300 [RW]: ADT Primary Address Pointer

8100 0700 [RW]: DMA0 Primary Address Pointer 8100 0800 [RW]: DMA1 Primary Address Pointer

0T00 0T 44 F	JP 1 I milary 1 decress 1 c	k 20 _	24	28
0 4 AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7	404 409 4010 A011 A012 A013 A014 A015	1016 AD17 AD18 AD19 AD20 AC	021 AD22 AD23 AD24 AD26 AD2	6 AD27 AD28 AD29 AD30 AD31
0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 RW RW RW RW RW RW RW	0 0 0 0 0 RW RW RW RW RW 6	0 0 0 0 0 0 0 RW RW RW RW	0 0 0 0 0 0 0 RW RW RW

Mnemonic		Description	Notes
AD0-AD31	32b .	Primary Global Memory DWord Address, or Source Address for COPY operation	

### TABLE XIV

8100 0304 [RW]: ADT Mirror/Copy Address Pointer 8100 0704 [RW]: DMA0 Mirror/Copy Address Pointer 8100 0B04 [RW]: DMA1 Mirror/Copy Address Pointer 8100 0F04 [RW]: COPY Mirror/Copy Address Pointer

8100 0F04 [RW]: COPY Mirror/Copy Address Folice					
Δ	AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16	AD17 AD18 AD19 AD20 AD21 AD22 AD23	AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 RW RW RW RW RW RW RW RW RW	0 0 0 0 0 0 0 0 0 RW RW RW RW	0 0 0 0 0 0 0 0 RW RW RW RW RW RW		

Mnemonic	Size	Description	Notes
AD0-AD31	32b	Mirror Global Memory DWord Address for Mirror Write Operations, or Destination Address for COPY operation	
L			· · · · · · · · · · · · · · · · · · ·

### TABLE XV

8100 0308 [RW]: ADT Command & Transfer Length Register
8100 0708 [RW]: DMA0 Command & Transfer Length Register
8100 0B08 [RW]: DMA1 Command & Transfer Length Register
8100 0F08 [RW]: COPY Command & Transfer Length Register

1		1	<u> </u>	12	16	2	 D	_	21	00
1	RSVO'RSVO' TO ' TI	n2   n3   n4   n5	no no no no	n10 n11 n12 n13	REVO REVO M	IR COPY	PIEC	er ear	200 Du m	28 SVC LOCK RSVD SPAR EC
ı	RW RW	O O O O	0 0 0 0	0 0 0 0	SON MOSS O	0 0	0 0 0	0 0	90 a a	O O CON BY BY
•			KA KA KA KA	RW RW RW RW	R. C. P.	W RW R	w Rw	RW RW	RW RW	w w 2

Mnemonic	Size	Description	Notes
TL0-TL13	14b	Number of DWords to read or write	110105
MIR	1b	1=Mirror all Global Memory writes to the Mirror Address	
СОРУ	1b	1=Perform a true DMA operation; Reads occur from the primary Address Pointer, Writes are destined for the Copy	RW must be set;
		Address Pointer; Transfer length is given by TT 0-13	SVC&MIR are illegal; XOR may be used
FP	1b	Middle Machine First Pass internal arbiter bit	Must be set to '1'
IEC	1b	Middle Machine Internal Enable Channel	Must be set to '1'
FE	1b	1=Fatal Error Occurred During Transfer	Mar De set to .I.
EOT	1b	1=End Of Transfer has occurred 1=Force End Of Transfer protocol in Middle Machine	When Read
RW	1b	I=Read	When Written
XOR	1b	0=Write 1=XOR the new data with the current data in Global	Only valid for Writes with
svc	1b	Memory, then store the result in Global Memory	or without Mirror
LOCK	1b	1=Backplane cycles will be initiated as Service Cycles 1=Lock Memory	
RSVD	1b	Reserved Command bit	
SPAR	1b		Must be set to '0'
EC	1b	Backplane SPARE bit 1=Enable Channel	Must be set to '0'
\	10		An interrupt will be
		0=Disable Channel	generated after the
			Middle Machine
1			completes current pass
<u></u>			i

### TABLE XVI

8100 030C [RW]: ADT Status/Upper & Lower Pointers 8100 070C [RW]: DMA0 Status/Upper & Lower Pointers 8100 0B0C [RW]: DMA1 Status/Upper & Lower Pointers 8100 0F0C [RW]: COPY Status/Upper & Lower Pointers

Ω.	,	1	ค 12 🔭	16		24	28
500	CTAS TINE UECO	ECI MPE ROVO NUIS	CC0 CC1 CC2 CC3 UC0 UC0	C1 LEC2 DMC LP0 LP1 LP2	UP3 UP4 UP6 UP6 UP7	נים עון עים עים	U4 U8 U4 U7
_		Provincial		0   0   0   0   0   0   0   0   0   0			<b>1</b> 0 1 0 1 0 1 0 1

	Mnemonic	Size	Description	Notes	_
	ERR	1b	1=An Error Occurred during the transfer		-
1	CTMS	1b	1=Count Miss occurred		-
•	ETNZ	1b	1=Ending Transfer Count Not Zero error occurred		ı
j	UEC0-1	2b	Upper Error Codes	See table below	-
	MPE	1b	1=Machine Parity Error occurred (CPU Parity Error / Internal Parity Error)		1
}	INITS	1b	1=Global Memory reported Initial Status		1
1	CC0-CC3	4b	Ending Global Memory Condition Codes	0101=good status	-
}	LEC0-2	3b	Lower Error Codes	See table below	
1	DMC	1b	1=DMA Operation Completed		į
1	UP0-UP7	8b	Upper Machine DPR Pointer		
1	LP0-LP7	8b	Lower Machine DPR Pointer		

### M0/M1 Condition Codes:


Condition Code	Meaning	Notes
0101 (5)	Good Ending Status (No Errors)	
1001 (9)	Protocol Error	
1110 (E)	Count Miss	
1000 (8)	R/W Mismatch	
1010 (A)	Multi-bit Error	
0011 (3)	Single-bit Error	
0111 (7)	Memory Internal Error	
1101 (D)	More Than One Ending Status Error	

### Upper Error Codes:


### Lower Error Codes:

Code	Meaning
000 (0) 001 (1) 010 (2) 011 (3) 100 (4) 101 (5) 110 (6)	No Lower Machine Hardware Errors Single-Bit EDAC Error Detected Reserved Multi-Bit EDAC Error Detected Parity Error detected on SDIO bus Reserved Illegal Lower Machine/ASMD Transfer Size Detected ASMD Lower Machine Command Parity Error
	000 (0) 001 (1) 010 (2) 011 (3) 100 (4) 101 (5) 110 (6)


### Lower Arbiter



### **Lower Control**



### **Lower Completer**



### **Upper Arbiter**





Fig. 14

### **Upper Control**



### Upper Completer




Fig. 16



Fig- 17

Ţ

